A Multiplexed Memory Port for Run Time Reconfigurable Applications

Files
etd.pdf (1.05 MB)
Downloads: 118
TR Number
Date
1999-12-13
Journal Title
Journal ISSN
Volume Title
Publisher
Virginia Tech
Abstract

Configurable computing machines (CCMs) are available as plug in cards for standard workstations. CCMs make it possible to achieve computing feats on workstations that were previously only possible with super computers. However, it is difficult to create applications for CCMs. The development environment is fragmented and complex. Compilers for CCMS are emerging but they are in their infancy and are inefficient.

The difficulties of implementing run time reconfiguration (RTR) on CCMs are addressed in this thesis. Tools and techniques are introduced to simplify the development and synthesis of applications and partitions for RTR applications. A multiplexed memory port (MMP) is presented in JHDL and VHDL that simplifies the memory interface, eases the task of writing applications and creating partitions, and makes applications platform independent. The MMP is incorporated into an existing CCM compiler. It is shown that the MMP can increase the compiler's functionality and efficiency.

Description
Keywords
Field programmable gate arrays, JHDL, Memory, reconfigurable, VHDL, RTR
Citation
Collections