An Experimental Evaluation of Real-Time DVFS Scheduling Algorithms

Simple item page
dc.contributor.authorSaha, Sonalen
dc.contributor.committeechairRavindran, Binoyen
dc.contributor.committeememberPlassmann, Paul E.en
dc.contributor.committeememberBroadwater, Robert P.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:45:20Zen
dc.date.adate2011-09-12en
dc.date.available2014-03-14T20:45:20Zen
dc.date.issued2011-09-09en
dc.date.rdate2011-09-12en
dc.date.sdate2011-09-12en
dc.description.abstractDynamic voltage and frequency scaling (DVFS) is an extensively studied energy manage ment technique, which aims to reduce the energy consumption of computing platforms by dynamically scaling the CPU frequency. Real-Time DVFS (RT-DVFS) is a branch of DVFS, which reduces CPU energy consumption through DVFS, while at the same time ensures that task time constraints are satisfied by constructing appropriate real-time task schedules. The literature presents numerous RT-DVFS scheduling algorithms, which employ different techniques to utilize the CPU idle time to scale the frequency. Many of these algorithms have been experimentally studied through simulations, but have not been implemented on real hardware platforms. Though simulation-based experimental studies can provide a first-order understanding, implementation-based studies can reveal actual timeliness and energy consumption behaviours. This is particularly important, when it is difficult to devise accurate simulation models of hardware, which is increasingly the case with modern systems. In this thesis, we study the timeliness and energy consumption behaviours of fourteen state- of-the-art RT-DVFS schedulers by implementing and evaluating them on two hardware platforms. The schedulers include CC-EDF, LA-EDF, REUA, DRA andd AGR1 among others, and the hardware platforms include ASUS laptop with the Intel I5 processor and a mother- board with the AMD Zacate processor. We implemented these schedulers in the ChronOS real-time Linux kernel and measured their actual timeliness and energy behaviours under a range of workloads including CPU-intensive, memory-intensive, mutual exclusion lock-intensive, and processor-underloaded and overloaded workloads. Our studies reveal that measuring the CPU power consumption as the cube of CPU frequency can lead to incorrect conclusions. In particular, it ignores the idle state CPU power consumption, which is orders of magnitude smaller than the active power consumption. Consequently, power savings obtained by exclusively optimizing active power consumption (i.e., RT-DVFS) may be offset by completing tasks sooner by running them at the highest frequency and transitioning to the idle state earlier (i.e., no DVFS). Thus, the active power consumption savings of the RT-DVFS techniques' that we report are orders of magnitude smaller than their simulation-based savings reported in the literature.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-09122011-125316en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-09122011-125316/en
dc.identifier.urihttp://hdl.handle.net/10919/35035en
dc.publisherVirginia Techen
dc.relation.haspartSaha_S_T_2011.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectDynamic Voltage and Frequency Scalingen
dc.subjectReal-Time Linuxen
dc.titleAn Experimental Evaluation of Real-Time DVFS Scheduling Algorithmsen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Saha_S_T_2011.pdf
Size:
1.53 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses