An 8 GHz Ultra Wideband Transceiver Testbed

Simple item page
dc.contributor.authorAgarwal, Deepaken
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberPatterson, Cameron D.en
dc.contributor.committeememberEllingson, Steven W.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:47:30Zen
dc.date.adate2005-12-06en
dc.date.available2014-03-14T20:47:30Zen
dc.date.issued2005-10-07en
dc.date.rdate2005-12-06en
dc.date.sdate2005-11-05en
dc.description.abstractSoftware defined radios have the potential of changing the fundamental usage model of wireless communications devices, but the capabilities of these transceivers are often limited by the speed of the underlying processors and FPGAs. This thesis presents the digital design for an impulse-based ultra wideband communication system capable of supporting raw data rates of up to 100 MB/s. The transceiver is being developed using software/reconfigurable radio concepts and will be implemented using commercially available off-the-shelf components. The receiver uses eight 1 GHz ADCs to perform time interleaved sampling at an aggregate rate of 8 Gsamples/s. The high sampling rates present extraordinary demands on the down-conversion resources. Samples are captured by the high-speed ADC and processed using a Xilinx Virtex-II Pro (XC2VP70) FPGA. The testbed has two components: a non real-time part for data capture and signal acquisition, and a real-time part for data demodulation and signal processing. The overall objective is to demonstrate a testbed that will allow researchers to evaluate different UWB modulation, multiple access, and coding schemes. As proof-of-concept, a scaled down prototype receiver which utilized 2 ADCs and a Xilinx Virtex-II Pro (XC2VP30) FPGA was fabricated and tested.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-11052005-132203en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-11052005-132203/en
dc.identifier.urihttp://hdl.handle.net/10919/35605en
dc.publisherVirginia Techen
dc.relation.haspartdeepaka_thesis_updated.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjecthigh-speed datapathen
dc.subjectsoftware radioen
dc.subjectField programmable gate arraysen
dc.subjectultra-widebanden
dc.titleAn 8 GHz Ultra Wideband Transceiver Testbeden
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
deepaka_thesis_updated.pdf
Size:
2.91 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses