Heterogeneous Processing in Software Defined Radio: Flexible Implementation and Optimal Resource Mapping

Simple item page
dc.contributor.authorBieberly, Franken
dc.contributor.committeechairMacKenzie, Allen B.en
dc.contributor.committeememberAthanas, Peter M.en
dc.contributor.committeememberDietrich, Carl B.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:32:15Zen
dc.date.adate2012-04-05en
dc.date.available2014-03-14T20:32:15Zen
dc.date.issued2012-02-08en
dc.date.rdate2012-04-05en
dc.date.sdate2012-02-29en
dc.description.abstractThe advantages provided by Software Defined Radios (SDRs) have made them useful tools for communication engineers and academics alike. The ability to support a wide range of communication waveforms with varying modulation, encoding, or frequencies on a single hardware platform can decrease production costs while accelerating wave-form development. SDR applications are expanding in military and commercial environments as advances in transistor technology allow greater computational density with decreased power-consumption, size, and weight. As the demand for greater performance continues to increase, some SDR manufacturers are experimenting with heterogeneous processing platforms to meet these requirements. Heterogeneous processing, a method of dividing computational tasks among dissimilar processors, is well-suited to the data flow programming paradigm used in many common SDR software frameworks. Particularly on embedded platforms, heterogeneous processing can offer significant gains in computational power while maintaining low power-consumption, opening the door for affordable and useful mobile SDR platforms. Many past SDR hardware implementations utilize a partially heterogeneous processing approach. A field programmable gate array (FPGA) is often used to perform high-speed processing (DDC, decimation) near the radio front-end while another processor (GPP, DSP or FPGA) performs the rest of the SDR application signal processing (gain control, filtering, demodulation). A few recent SDR hardware platforms are designed to allow the use of multiple processor types throughout the SDR application's processing chain. This can result in significant benefit to SDR software that can take advantage of the greater heterogeneous processing now available. This thesis will present a new method of heterogeneous processing in the framework of GNU Radio. In this implementation a software wrapper allows a DSP to participate seamlessly in GNU Radio applications. The DSP can be directly substituted for existing GNU Radio signal processing blocks—significantly expanding the platform's capabilities while maintaining the benefits of the component-based design methodology. A similar approach could be applied to additional processing elements (e.g. FPGAs and co-processors) and to other SDR software frameworks. As the capabilities of this heterogeneous framework increase users will be required to assign hardware resources to signal processing tasks to maximize performance. To remove this burden, a method of predicting GNU Radio application performance and a heuristic resource mapping algorithm, which seems to perform well in practice, are presented.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-02292012-095115en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-02292012-095115/en
dc.identifier.urihttp://hdl.handle.net/10919/31380en
dc.publisherVirginia Techen
dc.relation.haspartBieberly_FB_T_2012.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectoftware Defined Radioen
dc.subjectHeterogeneous Processingen
dc.subjectResource Mappingen
dc.titleHeterogeneous Processing in Software Defined Radio: Flexible Implementation and Optimal Resource Mappingen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Bieberly_FB_T_2012.pdf
Size:
4.26 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses