Designing a Software Defined Radio to Run on a Heterogeneous Processor

Simple item page
dc.contributor.authorFayez, Almohanad Samiren
dc.contributor.committeechairBostian, Charles W.en
dc.contributor.committeememberPatterson, Cameron D.en
dc.contributor.committeememberMidkiff, Scott F.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:35:02Zen
dc.date.adate2011-05-13en
dc.date.available2014-03-14T20:35:02Zen
dc.date.issued2011-04-25en
dc.date.rdate2011-05-13en
dc.date.sdate2011-05-04en
dc.description.abstractSoftware Defined Radios (SDRs) are radio implementations in software versus the classic method of using discrete electronics. Considering the various classes of radio applications ranging from mobile-handsets to cellular base-stations, SDRs cover a wide range of power and computational needs. As a result, computing heterogeneity, in terms of Field-Programmable Gate Arrays (FPGAs), Digital Signal Processors (DSPs), and General Purpose Processors (GPPs), is needed to balance the computing and power needs of such radios. Whereas SDR represents radio implementation, Cognitive Radio (CR) represents a layer of intelligence and reasoning that derives reconfiguration of an SDR to suit an application's need. Realizing CR requires a new dimension for radios, dynamically creating new radio implementations during runtime so they can respond to changing channel and/or application needs. This thesis explores the use of integrated GPP and DSP based processors for realizing SDR and CR applications. With such processors a GPP realizes the mechanism driving radio reconfiguration, and a DSP is used to implement the SDR by performing the signal processing necessary. This thesis discusses issues related to implementing radios in this computing environment and presents a sample solution for integrating both processors to create SDR-based applications. The thesis presents a sample application running on a Texas Instrument (TI) OMAP3530 processor, utilizing its GPP and DSP cores, on a platform called the Beagleboard. For the application, the Center for Wireless Telecommunications' (CWT) Public Safety Cognitive Radio (PSCR) is ported, and an Android based touch screen interface is used for user interaction. In porting the PSCR to the Beagleboard USB bandwidth and memory access latency issues were the main system bottlenecks. Latency measurements of these interfaces are presented in the thesis to highlight those bottlenecks and can be used to drive GPP/DSP based system design using the Beagleboard.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-05042011-190721en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-05042011-190721/en
dc.identifier.urihttp://hdl.handle.net/10919/32196en
dc.publisherVirginia Techen
dc.relation.haspartFayez_AS_T_2011_Copyright.pdfen
dc.relation.haspartFayez_AS_T_2011_1.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectDSPen
dc.subjectCognitive radio networksen
dc.subjectSoftware radioen
dc.subjectOMAPen
dc.subjectHeterogeneous Processorsen
dc.titleDesigning a Software Defined Radio to Run on a Heterogeneous Processoren
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 2 of 2
Thumbnail Image
Name:
Fayez_AS_T_2011_Copyright.pdf
Size:
50.12 KB
Format:
Adobe Portable Document Format
Download
Thumbnail Image
Name:
Fayez_AS_T_2011_1.pdf
Size:
10.83 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses