Verification and Configuration of a Run-Time Reconfigurable Custom Computing Integrated Circuit for DSP Applications

dc.contributor.authorCherbaka, Mark F.en
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberAbbott, A. Lynnen
dc.contributor.committeememberTront, Joseph G.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:51:06Zen
dc.date.adate1996-07-08en
dc.date.available2014-03-14T20:51:06Zen
dc.date.issued1996-07-08en
dc.date.rdate1996-07-08en
dc.date.sdate1998-07-12en
dc.description.abstractIn recent years, interest in the area of custom computing machines (CCMs) has been on a steady increase. Much of the activity surrounding CCMs has centered around Field-Programmable Gate Array (FPGA) technology and rapid prototyping applications. While higher performance has been a concern in some applications, the solutions are limited by the relatively small FPGA bandwidth, density and throughput. This leads to area, speed, power, and application-specific constraints. In recent months, an integrated circuit known as the VT Colt has been developed to address some high performance digital signal processing (DSP) problems that conventional processors, CCMs, and ASICs cannot do under the space and power constraints. The Colt chip takes a data-flow approach to processing and is highly reconfigurable to suit the many computationally demanding tasks that new DSP applications present. A significant portion of the development of the Colt chip is architectural justification, functional verification, and configurability. This thesis explores verification of the Colt chip at various levels of development including mapping arithmetic computations and DSP algorithms that the Colt architecture was designed to solve.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-234115969621901en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-234115969621901/en
dc.identifier.urihttp://hdl.handle.net/10919/36563en
dc.publisherVirginia Techen
dc.relation.haspartetd.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectCCMen
dc.subjectconfigurationen
dc.subjectverificationen
dc.subjectDSPen
dc.titleVerification and Configuration of a Run-Time Reconfigurable Custom Computing Integrated Circuit for DSP Applicationsen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
etd.pdf
Size:
978.79 KB
Format:
Adobe Portable Document Format

Collections