An Expanded Speedup Model for the Early Phases of High Performance Computing Cluster (HPCC) Design

dc.contributor.authorGabriel, Matthew Fredericken
dc.contributor.committeechairHsiao, Michael S.en
dc.contributor.committeememberPratt, Timothy J.en
dc.contributor.committeememberSilva, Luiz A.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2013-05-16T08:00:12Zen
dc.date.available2013-05-16T08:00:12Zen
dc.date.issued2013-05-15en
dc.description.abstractThe size and complexity of many scientific and enterprise-level applications require a high degree of parallelization in order to produce outputs within an acceptable period of time. This often necessitates the uses of high performance computing clusters (HPCCs) and parallelized applications which are carefully designed and optimized. A myriad of papers study the various factors which influence performance and then attempt to quantify the maximum theoretical speedup that can be achieved by a cluster relative to a sequential processor. The studies tend to only investigate the influences in isolation, but in practice these factors tend to be interdependent. It is the interaction rather than any solitary influence which normally creates the bounds of the design trade space. In the attempt to address this disconnect, this thesis blends the studies into an expanded speedup model which captures the interplay. The model is intended to help the cluster engineer make initial estimates during the early phases of design while the system is not mature enough for refinement using timing studies. The model pulls together factors such as problem scaling, resource allocation, critical sections, and the problem's inherent parallelizability. The derivation was examined theoretically and then validated by timing studies on a physical HPCC. The validation studies found that the model was an adequate generic first approximation. However, it was also found that customizations may be needed in order to account for application-specific influences such as bandwidth limitations and communication delays which are not readily incorporated into a generic model.en
dc.description.degreeMaster of Scienceen
dc.format.mediumETDen
dc.identifier.othervt_gsexam:933en
dc.identifier.urihttp://hdl.handle.net/10919/22053en
dc.publisherVirginia Techen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectHigh Performance Computingen
dc.subjectSpeedupen
dc.subjectAmdahlen
dc.subjectGustafsonen
dc.titleAn Expanded Speedup Model for the Early Phases of High Performance Computing Cluster (HPCC) Designen
dc.typeThesisen
thesis.degree.disciplineComputer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Gabriel_MF_T_2013.pdf
Size:
4.29 MB
Format:
Adobe Portable Document Format

Collections