Efficiency of Logic Minimization Techniques for Cryptographic Hardware Implementation
TR Number
Date
2019-07-15
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Virginia Tech
Abstract
Description
Keywords
Logic synthesis, Cryptographic hardware, Circuit minimization, Leon-3, System-on-Chip, Authenticated encryption hardware