An Algorithm for multi-output Boolean logic minimization

View/Open

LD5655.V855_1987.V672.pdf (4.194Mb)

Downloads: 8

Date

1987

Author

Vora, Rohit H

Metadata

Show full item record

URI

http://hdl.handle.net/10919/43829

Collections

Masters Theses [17561]