VTechWorks staff will be away for the winter holidays starting Tuesday, December 24, 2024, through Wednesday, January 1, 2025, and will not be replying to requests during this time. Thank you for your patience, and happy holidays!
 

A Low-Power Design of Motion Estimation Blocks for Low Bit-Rate Wireless Video Communications

Simple item page
dc.contributor.authorRichmond II, Richard Stevenen
dc.contributor.committeechairHa, Dong Samen
dc.contributor.committeememberReed, Jeffrey H.en
dc.contributor.committeememberArmstrong, James R.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:32:36Zen
dc.date.adate2001-03-14en
dc.date.available2014-03-14T20:32:36Zen
dc.date.issued2001-03-13en
dc.date.rdate2002-03-14en
dc.date.sdate2001-03-13en
dc.description.abstractMotion estimation and motion compensation comprise one of the most important compression methods for video communications. We propose a low-power design of a motion estimation block for a low bit-rate video codec standard H.263. Since the motion estimation is computationally intensive to result in large power consumption, a low-power design is essential for portable or mobile systems. Our block employs the Four-Step Search (4SS) method as its primary algorithm. The design and the algorithm have been optimized to provide adequate results for low-quality video at low-power consumption. The model is developed in VHDL and synthesized using a 0.35 um CMOS library. Power consumption of both gate-level circuits and memory-accesses have been considered. Gate-level simulation shows the proposed design offers a 38% power reduction over a "baseline" implementation of a 4SS model and a 60% power reduction over a baseline Three-Step Search (TSS) model. Power savings through reduction of memory access is 26% over the TSS model and 32% over the 4SS model. The total power consumption of the proposed motion estimation block ranges from 7 - 9 mW and is dependent on the type of video being motion estimated.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-03132001-140635en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-03132001-140635/en
dc.identifier.urihttp://hdl.handle.net/10919/31458en
dc.publisherVirginia Techen
dc.relation.haspartFinal.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectFour-step searchen
dc.subjectLow poweren
dc.subjectMotion estimationen
dc.subjectH.263en
dc.titleA Low-Power Design of Motion Estimation Blocks for Low Bit-Rate Wireless Video Communicationsen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Final.pdf
Size:
704.45 KB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses