Configurable Architecture for System-Level Prototyping of High-Speed Embedded Wireless Communication Systems

Simple item page
dc.contributor.authorSubramanian, Visvanathanen
dc.contributor.committeechairTront, Joseph G.en
dc.contributor.committeememberBostian, Charles W.en
dc.contributor.committeememberMidkiff, Scott F.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:41:26Zen
dc.date.adate2003-10-02en
dc.date.available2014-03-14T20:41:26Zen
dc.date.issued2003-01-13en
dc.date.rdate2003-10-02en
dc.date.sdate2003-07-14en
dc.description.abstractBroadband wireless technologies have the potential to provide integrated data and multimedia services in several niche areas. There is a growing need to develop high-performance communication systems that can satisfy high-end data processing requirements inherent in these technologies. The speed and complexity of these systems necessitates designers to break away from traditional architectures and design methodologies. A more comprehensive and demanding design and verification process including both hardware and software is required. Field-programmable gate arrays (FPGA) offer an attractive alternative to the low efficiency of Digital Signal Processor (DSP) based systems and low flexibility of Application Specific Integrated Circuits(ASIC). The availability of high-density, high-performance field-programmable gate arrays with several capabilities, like embedded memory and advanced routing, together with the adaptability that they offer make them highly desirable for developing hardware prototypes of communication systems. This thesis describes the development of a configurable architecture and FPGA-based design methodology used in the development of a Local Multipoint Distribution Service (LMDS) gateway for a disaster response network. The design of the gateway posed several challenges due to high data rates (120 Mbits/sec) and adaptive features like variable Forward Error Correction Coding and optional link-level retransmissions. The design decisions and simulation results of the verification process are discussed in detail. Finally, the aspects of testing and integration of the prototype in the overall system are discussed.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-07142003-153854en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-07142003-153854/en
dc.identifier.urihttp://hdl.handle.net/10919/34001en
dc.publisherVirginia Techen
dc.relation.haspartVS_Thesis.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectwirelessen
dc.subjectField programmable gate arraysen
dc.subjectConfigurable Architectureen
dc.subjectLMDSen
dc.subjectRapid Prototypingen
dc.subjectCommunication System Designen
dc.titleConfigurable Architecture for System-Level Prototyping of High-Speed Embedded Wireless Communication Systemsen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
VS_Thesis.pdf
Size:
960.58 KB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses